# Scalable Architecture for Dual Basis Multiplication over $\mathrm{GF}\left(2^{m}\right)$ 

Liang-Hwa Chen<br>Department of Computer Information and Network Engineering,<br>Lunghwa University of Science and Technology<br>Email: whallis2000@mail.lhu.edu.tw

Po-Lun Chang<br>Department of Electrical Engineering,<br>Lunghwa University of Science and<br>Technology<br>Email: whc1223@ms7.hinet.net

Chiou-Yng Lee<br>Department of Computer Information and Network Engineering,<br>Lunghwa University of Science and Technology<br>Email: PP010@mail.lhu.edu.tw


#### Abstract

A novel low-complexity scalable and systolic dual basis multiplier over $\operatorname{GF}\left(2^{m}\right)$ is proposed in this paper. It is derived by utilizing the block Hankel matrixvector representation and is suitable for finite fields generated by irreducible trinomials. The proposed scalable architecture can achieve good trade-off between throughout performance and hardware complexity for implementing cryptographic schemes in a constrained environment such as embedded systems by choosing appropriate digit size $d$. Analytical results reveal that the proposed scalable architecture has lower space complexity as compared to non-scalable architectures. Furthermore, the proposed architecture has the features of regularity, modularity and concurrency, and is well suitable for VLSI implementations.


Index Terms-Finite field, Galois field, Cryptography, Dual basis, Hankel matrix-vector, Scalable multiplier

## I. Introduction

Arithmetic operations in finite (Galois) field $\mathrm{GF}\left(2^{m}\right)$ have received much attention in recent years because of their importance and practical applications in the areas of error-correcting codes and cryptography [1-3]. Among these operations, multiplication is the most important and timeconsuming computation. Other complex arithmetic operations such as exponentiation, division and multiplicative inversion could be performed by repeating multiplications. Hence, there is demand for efficient design and implementation of the finite field multiplier with low complexity.

For finite field $\operatorname{GF}\left(2^{m}\right)$, there are three popular bases, termed polynomial basis, normal basis and dual basis to represent its elements. Each representation has its own distinct advantage. The polynomial basis multiplier does not require basis conversion and has regularity and simplicity feature. The normal basis multiplier is quite
effective in performing the squaring of an element in finite field. The dual basis multiplier needs the least number of gates that leads to the smallest chip area demand for VLSI implementation [4]. In past years, most finite field multipliers on these bases proposed in the literature were generally classified as bit-serial [5,6] and bit-parallel architectures [7-10]. For cryptography applications which heavily rely on large word length of operands, the bit-serial architecture requires less chip area, but is too slow, while the bit-parallel architecture are typically faster, but is more complex and requires more chip area and power consumption. In order to enhance the tradeoff between throughout performance and hardware complexity, hybrid multipliers for composite fields $\quad \operatorname{GF}\left(\left(2^{m}\right)^{k}\right) \quad[11] \quad$ and digit-serial architectures [12-14] were presented. These architectures are based on a cut-set systolization technique to speed up computation process. However, such multipliers have a similar space complexity as compared to the original bit-level multiplier designs.

Another architecture, called scalable architecture $[15,16]$, is a combination of serial and parallel schemes. Each $m$-bit data word is separated into $k=\lceil m / d\rceil d$-bit sub-words (also termed digits) where the selected digit size $d$ is the scalable factor. The computation of two digits is performed with a parallel scheme while the computation of two data words is performed in digits with a serial scheme. Hence, considering the trade-off between throughput performance and hardware complexity, the scalable architecture can generate an optimal realization in hardware implementations. Besides, it has the advantage of
flexibility in re-usage. Suppose there has been a multiplier designed for 768 -bit data words. It cannot be directly applied to a system whose data word length is 1024 bits. The non-scalable (bitparallel) multiplier has to be re-designed to match the system. Conversely, with the scalable architecture, it does not need to change the core multiplier. By only adjusting the register array numbers to match the required longer word length and reusing the core multiplier, the scalable multiplier can then be applied to the system. In this paper, a novel scalable dual basis multiplication algorithm over $\operatorname{GF}\left(2^{m}\right)$ is proposed. We utilize the block Hankel matrix-vector representation to derive the proposed algorithm from which a low-complexity scalable and systolic multiplier is then derived. The proposed scalable multiplier is suitable for the finite fields $\mathrm{GF}\left(2^{m}\right)$ generated by irreducible trinomials. Analytical results reveal that the proposed scalable multiplier has lower space complexity as compared to traditional digit-serial and bit-parallel multipliers.

The rest of this paper is organized as follows: Section II briefly reviews the dual basis multiplication over $\operatorname{GF}\left(2^{m}\right)$ and a bit-parallel dual basis multiplication algorithm. Section III then presents the proposed novel scalable and systolic algorithm and architecture for dual basis multiplication over $\operatorname{GF}\left(2^{m}\right)$. Its time and space complexities are discussed in Section IV. Conclusions are finally drawn in Section V.

## II. Preliminaries

It is commonly known that the finite (Galois) field $\operatorname{GF}\left(2^{m}\right)$ can be viewed as a vector space of dimension $m$ over $\operatorname{GF}(2)$, where the field is generated by the irreducible polynomial $F(x)=f_{0}+f_{1} x+\ldots+f_{m-1} x^{m-1}+x^{m}$ of degree $m$ over $\operatorname{GF}(2)$. Suppose that $\alpha$ is a root of the irreducible polynomial $F(x)$. Then, any element $A$ in the finite field $\operatorname{GF}\left(2^{m}\right)$ can be represented as $A=a_{0}+a_{1} \alpha+a_{2} \alpha^{2}+\cdots+a_{m-1} \alpha^{m-1}$, where the coordinates $a_{i} \in \mathrm{GF}(2)$ for $0 \leq i \leq m-1$ and the
set $\left\{1, \alpha, \alpha^{2}, \ldots, \alpha^{m-1}\right\}$ is called the polynomial basis (PB) of $\operatorname{GF}\left(2^{m}\right)$.
Definition 1. The trace function $\operatorname{Tr}(x)$ over $\mathrm{GF}\left(2^{m}\right)$ is defined as [5]

$$
\operatorname{Tr}(x)=\sum_{i=0}^{m-1} x^{i^{i}}
$$

Definition 2. A basis $\left\{\beta_{0}, \beta_{1}, \ldots, \beta_{m-1}\right\}$ in $\operatorname{GF}\left(2^{m}\right)$ is said to be the dual basis (DB) of $\left\{1, \alpha, \alpha^{2}, \ldots, \alpha^{m-1}\right\}$ if the following condition is satisfied:

$$
\operatorname{Tr}\left(\gamma \alpha^{i} \beta_{j}\right)= \begin{cases}1, & \text { if } i=j  \tag{1}\\ 0, & \text { if } i \neq j\end{cases}
$$

where $\gamma$ is chosen so as to simplify the conversion between polynomial and dual bases.

For any element $A=a_{0}+a_{1} \alpha+a_{2} \alpha^{2}+$ $\cdots+a_{m-1} \alpha^{m-1}$ in $\operatorname{GF}\left(2^{m}\right)$, its dual basis representation can be expressed as $A=\operatorname{Tr}(\gamma A) \beta_{0}+\operatorname{Tr}(\gamma \alpha A) \beta_{1}+\cdots+\operatorname{Tr}\left(\gamma \alpha^{m-1} A\right) \beta_{m-1}$. For any two elements $A$ and $B$ in $\operatorname{GF}\left(2^{m}\right)$ represented in polynomial and dual basis respectively, i.e., $A=\sum_{i=0}^{m-1} a_{i} \alpha^{i}, B=\sum_{i=0}^{m-1} b_{i} \beta_{i}$, their product $C=A B$ represented in dual basis, i.e., $C=\sum_{i=0}^{m-1} c_{i} \beta_{i}$, can be computed with the following discrete-time Wiener-Hopf equation (DTWHE) [17]:

$$
\left[\begin{array}{c}
c_{0}  \tag{2}\\
c_{1} \\
\vdots \\
c_{m-1}
\end{array}\right]=\left[\begin{array}{cccc}
b_{0} & b_{1} & \cdots & b_{m-1} \\
b_{1} & b_{2} & \cdots & b_{m} \\
\vdots & \vdots & \ddots & \vdots \\
b_{m-1} & b_{m} & \cdots & b_{2 m-2}
\end{array}\right]\left[\begin{array}{c}
a_{0} \\
a_{1} \\
\vdots \\
a_{m-1}
\end{array}\right]
$$

where

$$
\begin{array}{r}
b_{m+i}=\sum_{j=0}^{m-1} f_{j} b_{i+j}=f_{0} b_{i}+f_{1} b_{i+1}+\cdots+f_{m-1} b_{i+m-1}  \tag{3}\\
\text { for } i=0,1, \cdots, m-1 .
\end{array}
$$

It is derived as follows: First, from Definition 2, the coordinates $b_{i}$ of $B$ can be obtained as $b_{i}=\operatorname{Tr}\left(\gamma \alpha^{i} B\right)$ for $0 \leq i \leq m-1$. Next, since

$$
\begin{align*}
& F(\alpha)=0, \text { thus, } \\
& \begin{aligned}
& \alpha^{m}=\sum_{i=0}^{m-1} f_{i} \alpha^{i}=f_{0}+f_{1} \alpha+f_{2} \alpha^{2}+\cdots+f_{m-1} \alpha^{m-1}, \\
& \begin{aligned}
\alpha^{m+i} & =\sum_{j=0}^{m-1} f_{j} \alpha^{i+j} \\
& =f_{0} \alpha^{i}+f_{1} \alpha^{i+1}+f_{2} \alpha^{i+2}+\cdots+f_{m-1} \alpha^{i+m-1}
\end{aligned}
\end{aligned} . \tag{4}
\end{align*}
$$

Let us define that $b_{m+i}=\operatorname{Tr}\left(\gamma \alpha^{m+i} B\right)$, then, according to (5),

$$
\begin{align*}
& b_{m+i} \triangleq \operatorname{Tr}\left(\gamma \alpha^{m+i} B\right)=\operatorname{Tr}\left(\gamma\left(\sum_{j=0}^{m-1} f_{j} \alpha^{i+j}\right) B\right) \\
&= \sum_{j=0}^{m-1} f_{j} \operatorname{Tr}\left(\gamma \alpha^{i+j} B\right)  \tag{6}\\
&= f_{0} b_{i}+f_{1} b_{i+1}+f_{2} b_{i+2}+\cdots+f_{m-1} b_{i+m-1} \\
& \quad \quad \text { for } i=0,1, \cdots, m-1 .
\end{align*}
$$

From Definition 2, the coordinates $c_{i}$ of $C$ can also be obtained as $c_{i}=\operatorname{Tr}\left(\gamma \alpha^{i} C\right)$. With the fact that $C=A B, A=\sum_{i=0}^{m-1} a_{i} \alpha^{i}$, and according to (6), we get

$$
\begin{align*}
c_{i} & =\operatorname{Tr}\left(\gamma \alpha^{i} C\right)=\operatorname{Tr}\left(\gamma \alpha^{i} A B\right) \\
& =\operatorname{Tr}\left(\gamma \alpha^{i}\left(\sum_{j=0}^{m-1} a_{j} \alpha^{j}\right) B\right)=\sum_{j=0}^{m-1} a_{j} \operatorname{Tr}\left(\gamma \alpha^{i+j} B\right)  \tag{7}\\
& =a_{0} b_{i}+a_{1} b_{i+1}+a_{2} b_{i+2}+\cdots a_{m-1} b_{i+m-1}, \\
\text { for } i & =0,1, \cdots, m-1 .
\end{align*}
$$

Express (7) as matrix form, the DTWHE in (2) is then obtained. Besides, if we define the following vectors: $\quad \boldsymbol{A}=\left[a_{0}, a_{1}, \cdots, a_{m-1}\right] \quad, \quad \boldsymbol{F}=\left[f_{0}, f_{1}, \cdots\right.$ , $f_{m-1}$ ] and

$$
\begin{equation*}
\boldsymbol{B}^{(i)}=\left[b_{i}, b_{i+1}, \cdots, b_{i+m-1}\right], \text { for } i=0,1, \cdots, m-1, \tag{8}
\end{equation*}
$$

then, (6) and (7) can also be expressed as

$$
\begin{gather*}
b_{m+i}=\boldsymbol{B}^{(i)} \odot \boldsymbol{F}  \tag{9}\\
c_{i}=\boldsymbol{B}^{(i)} \odot \boldsymbol{A} \tag{10}
\end{gather*}
$$

where " $\odot$ " denotes the inner product operation of two vectors. Note that $\boldsymbol{B}^{(0)}=\boldsymbol{B}=\left[b_{0}, b_{1}, \cdots, b_{m-1}\right]$. Applying (9) and (10), the DB multiplication can be carried out by the following algorithm.
Algorithm 1: [7]
Input: $\boldsymbol{A}=\left[a_{0}, a_{1}, \cdots, a_{m-1}\right], \quad \boldsymbol{B}=\left[b_{0}, b_{1}, \cdots, b_{m-1}\right]$
and $\boldsymbol{F}=\left[f_{0}, f_{1}, \cdots, f_{m-1}\right]$
Output: $\boldsymbol{C}=\left[c_{0}, c_{1}, \cdots, c_{m-1}\right]=\boldsymbol{A} \boldsymbol{B}$

1. Initial step
$1.1 \boldsymbol{C}=[0,0, \cdots, 0]$
$1.2 \boldsymbol{B}^{(0)}=\boldsymbol{B}$
2. Multiplication step
2.1 For $i=0$ to $m-1$ do
$2.2 \quad b_{m+i}=\boldsymbol{B}^{(i)} \odot \boldsymbol{F}$
$2.3 \quad c_{i}=\boldsymbol{B}^{(i)} \odot \boldsymbol{A}$
$2.4 \quad \boldsymbol{B}^{(i+1)}=\boldsymbol{B}^{(i)} \ll 1+\left[0, \cdots, 0, b_{m+i}\right]$
2.5 Endfor
3. Return $\boldsymbol{C}$.

According to the above algorithm, Lee, et al. [7] proposed a bit-parallel systolic DB multiplier consisting of $m^{2}$ cell which consists of one AND gate, one XOR gate and two 1-bit latches. Due to the regularity of its architecture, this DB multiplier is suitable for VLSI implementation. However, for large field size of binary finite fields, such as $\operatorname{GF}\left(2^{233}\right)$ in ECDSA (elliptic curve digital signature algorithm) recommended by NIST (National Institute for Standards and Technology) [18], the corresponding large space complexity $O\left(m^{2}\right)$ makes such kind of multiplier inappropriate for implementing in constrained hardware environments such as smart cards and mobile handsets. To overcome this problem, we propose in the next section a scalable scheme for the DB multiplication that divides $m$-bit word into several $d$-bit digits and then iteratively applies a smaller scale multiplier to get the complete $m$-bit multiplication.

## III. Proposed Scalable Systolic Dual Basis MULTIPLIER OVER GF( $2^{m}$ )

To derive the scalable architecture of DB multiplier, we need first to introduce the Hankel matrix-vector representation.

## A. Hankel matrix-vector representation

Definition 3. An $m \times m$ matrix $\mathbf{H}$ is called a Hankel matrix if it satisfies the relation $\mathbf{H}(p, q)=\mathbf{H}(p+1, q-1)$, for $0 \leq p \leq m-2$, $1 \leq q \leq m-1$, where $\mathbf{H}(p, q)$ represents the
element in the intersection of row $i$ and column $j$.
A Hankel matrix can be entirely determined by the $2 m-1$ entries that locate on its first row and last column. That is, it can be defined by the corresponding Hankel vector $\overline{\boldsymbol{H}}=$ $\left[h_{0}, h_{1}, \cdots, h_{2 m-2}\right]$. With the Hankel matrix-vector representation, the product of a Hankel matrix $\mathbf{H}$ and a vector $\boldsymbol{V}=\left[v_{0}, v_{1}, \cdots v_{m-1}\right]$, i.e., $\mathbf{H} \boldsymbol{V}$, is denoted as $\overline{\boldsymbol{H}} \otimes \boldsymbol{V}$. With such notation, the DB multiplication in (2) can be expressed as

$$
\begin{equation*}
\boldsymbol{C}=\overline{\boldsymbol{B}} \otimes \boldsymbol{A}, \tag{11}
\end{equation*}
$$

where $\quad \overline{\boldsymbol{B}}=\left[b_{0}, b_{1}, \cdots, b_{m-1}, b_{m}, \cdots, b_{2 m-2}\right]$ is the corresponding Hankel vector of the matrix in (2).

## B. Algorithm

For digit size chosen as $d$-bits, and $k=\lceil m / d\rceil$, Eq. (2) can also be expressed as the following block Hankel matrix-vector form:

$$
\boldsymbol{C}=\left[\begin{array}{c}
\boldsymbol{C}_{0}  \tag{12}\\
\boldsymbol{C}_{1} \\
\vdots \\
\boldsymbol{C}_{k-1}
\end{array}\right]=\mathbf{B} \boldsymbol{A}=\left[\begin{array}{cccc}
\mathbf{B}_{0} & \mathbf{B}_{1} & \cdots & \mathbf{B}_{k-1} \\
\mathbf{B}_{1} & \mathbf{B}_{2} & \cdots & \mathbf{B}_{k} \\
\vdots & \vdots & \ddots & \vdots \\
\mathbf{B}_{k-1} & \mathbf{B}_{k} & \cdots & \mathbf{B}_{2 k-2}
\end{array}\right]\left[\begin{array}{c}
\boldsymbol{A}_{0} \\
\boldsymbol{A}_{1} \\
\vdots \\
\boldsymbol{A}_{k-1}
\end{array}\right]
$$

where

$$
\begin{align*}
\boldsymbol{C}_{i} & =\left[c_{i d}, c_{i d+1}, \cdots, c_{i d+(d-1)}\right], \text { for } 0 \leq i \leq k-1,  \tag{13}\\
\boldsymbol{A}_{i} & =\left[a_{i d}, a_{i d+1}, \cdots, a_{i d+(d-1)}\right], \text { for } 0 \leq i \leq k-1, \tag{14}
\end{align*}
$$

are all $d \times 1$ vectors and

$$
\mathbf{B}_{i}=\left[\begin{array}{cccc}
b_{i d} & b_{i d+1} & \cdots & b_{i d+(d-1)} \\
b_{i d+1} & b_{i d+2} & \cdots & b_{i d+d} \\
\vdots & \vdots & \ddots & \vdots \\
b_{i d+(d-1)} & b_{i d+d} & \cdots & b_{i d+(2 d-2)}
\end{array}\right],
$$

$$
\begin{equation*}
\text { for } 0 \leq i \leq 2 k-2, \tag{15}
\end{equation*}
$$

are all $d \times d$ Hankel matrices and their corresponding Hankel vectors are

$$
\begin{array}{r}
\overline{\boldsymbol{B}_{i}}=\left[b_{i d}, b_{i d+1}, \cdots, b_{i d+(d-1)}, b_{i d+d}, \cdots, b_{i d+(2 d-2)}\right], \\
\text { for } 0 \leq i \leq 2 k-2 . \tag{16}
\end{array}
$$

With the Hankel matrix-vector representation, we can then get the following equations from (12) :

$$
\begin{align*}
\boldsymbol{C}_{i} & =\overline{\boldsymbol{B}}_{i} \otimes \boldsymbol{A}_{0}+\overline{\boldsymbol{B}}_{i+1} \otimes \boldsymbol{A}_{1}+\cdots+\overline{\boldsymbol{B}}_{i+k-1} \otimes \boldsymbol{A}_{k-1} \\
& =\sum_{j=0}^{k-1} \overline{\boldsymbol{B}}_{i+j} \otimes \boldsymbol{A}_{j}, \quad \text { for } 0 \leq i \leq k-1 . \tag{17}
\end{align*}
$$

Here, the Hankel vectors $\overline{\boldsymbol{B}}_{0}, \overline{\boldsymbol{B}}_{1}, \cdots, \overline{\boldsymbol{B}}_{k-2}$ consist of $b_{0}, b_{1}, \cdots, b_{m-2}$ which can be directly picked up from the original input vector $\boldsymbol{B}$. The remaining Hankel vectors $\overline{\boldsymbol{B}}_{k-1}, \overline{\boldsymbol{B}}_{k}, \cdots, \overline{\boldsymbol{B}}_{2 k-2}$ consist of $b_{m-d}, b_{m-d+1}, \cdots, b_{2 m-2} \quad$ where $\quad b_{m}, b_{m+1}, \cdots, b_{2 m-2}$ have to be computed out from $b_{0}, b_{1}, \cdots, b_{m-1}$ and depend on the generating function $F(x)$. From (17), it shows that each digit of the product word $\boldsymbol{C}$, i.e., $\boldsymbol{C}_{i}$, can be obtained with the summation of the $k$ Hankel matrix-vector multiplications, i.e., $\overline{\boldsymbol{B}}_{i+j} \otimes \boldsymbol{A}_{j}$, for $0 \leq j \leq k-1$.

To compute $\boldsymbol{C}_{0}$, according to (17), the Hankel vectors $\overline{\boldsymbol{B}}_{0}, \overline{\boldsymbol{B}}_{1}, \cdots, \overline{\boldsymbol{B}}_{k-1}$ are required. They can be generated from the vector $\overline{\boldsymbol{B}}^{(0)}=$ $\left[b_{0}, b_{1}, \cdots, b_{m-1}, b_{m}, \cdots, b_{m+d-1}\right]$ whose former part of coordinates, $b_{0}, b_{1}, \cdots, b_{m-1}$, are exactly those of the original input vector $\boldsymbol{B}$. That is, $b_{i}^{(0)}=b_{i}$, for $0 \leq i \leq m-1$. But its latter part of coordinates, $b_{m}, b_{m+1}, \cdots, b_{m+d-1}$, i.e., $b_{i}^{(0)}$ for $m \leq i \leq m+d-1$, have to be derived from its former part of coordinates. When the generating function is an irreducible trinomial, i.e., $F(x)=x^{m}+x^{n}+1$, the values of $b_{m}, b_{m+1}, \cdots, b_{m+d-2}, b_{m+d-1}$ can be precomputed simultaneously as follows: Let $\alpha$ be the root of $F(x)$, then $\alpha^{m}=\alpha^{n}+1$. Because $b_{m+i}$ is defined as $\operatorname{Tr}\left(\gamma \alpha^{m+i} \boldsymbol{B}\right)$, thus,

$$
\begin{aligned}
b_{m+i} & =\operatorname{Tr}\left(\gamma \alpha^{m+i} \boldsymbol{B}\right)=\operatorname{Tr}\left(\gamma\left(\alpha^{n}+1\right) \alpha^{i} \boldsymbol{B}\right) \\
& =\operatorname{Tr}\left(\gamma \alpha^{n+i} \boldsymbol{B}\right)+\operatorname{Tr}\left(\gamma \alpha^{i} \boldsymbol{B}\right)=b_{n+i}+b_{i},
\end{aligned}
$$

$$
\begin{equation*}
\text { for } 0 \leq i \leq d-1 \tag{18}
\end{equation*}
$$

When $n$ and $d$ are chosen as smaller than $m / 2$, i.e., $0<n, d \leq\lceil m / 2\rceil$, then $n+d-1 \leq m-1$. By using (18), we obtain that $\left[b_{m}, b_{m+1}, \cdots, b_{m+d-1}\right]=$ $\left[\left(b_{n}+b_{0}\right),\left(b_{n+1}+b_{1}\right), \cdots,\left(b_{n+d-1}+b_{d-1}\right)\right]$. That is, they can be pre-computed simultaneously from $b_{0}, b_{1}, \cdots, b_{m-1}$ with $d$ XOR gates.

To compute $\boldsymbol{C}_{i}, 1 \leq i \leq k-1$, we need Hankel vectors $\overline{\boldsymbol{B}}_{i}, \overline{\boldsymbol{B}}_{i+1}, \cdots, \overline{\boldsymbol{B}}_{i+k-1}$ which can be generated from the vector $\left[b_{i d}, b_{i d+1}, \cdots, b_{i d+m-1}, b_{i d+m}\right.$, $\left.\cdots, b_{i d+m+d-1}\right]$ which is defined as $\overline{\boldsymbol{B}}^{(i)}$. That is,

$$
\begin{align*}
\overline{\boldsymbol{B}}^{(i)} & =\left[b_{0}^{(i)}, b_{1}^{(i)}, \cdots, b_{m-1}^{(i)}, b_{m}^{(i)}, b_{m+1}^{(i)}, \cdots, b_{m+d-1}^{(i)}\right]  \tag{19}\\
& \triangleq\left[b_{i d}, b_{i d+1}, \cdots, b_{i d+m-1}, b_{i d+m}, \cdots, b_{i d+m+d-1}\right] .
\end{align*}
$$

$\overline{\boldsymbol{B}}^{(i)}$ can be obtained by the operation of $\alpha^{d} \overline{\boldsymbol{B}}^{(i-1)}$ because the $j$-th coordinate of $\alpha^{d} \overline{\boldsymbol{B}}^{(i-1)}$ is

$$
\begin{align*}
& \operatorname{Tr}\left(\gamma \alpha^{j} \alpha^{d} \boldsymbol{B}^{(i-1)}\right)=\operatorname{Tr}\left(\gamma \alpha^{j+d} \boldsymbol{B}^{(i-1)}\right) \\
& =b_{(i-1) d+(j+d)}=b_{i d+j}, \text { for } 0 \leq j \leq m+d-1 \tag{20}
\end{align*}
$$

which is exactly the $j$-th coordinate, $b_{j}^{(i)}$, of $\overline{\boldsymbol{B}}^{(i)}$. The operation of $\alpha^{d} \overline{\boldsymbol{B}}^{(i-1)}$ can be divided into two parts: For the former part of $\overline{\boldsymbol{B}}^{(i)}$, i.e., $\left[b_{0}^{(i)}, b_{1}^{(i)}, \cdots, b_{m-1}^{(i)}\right]=\left[b_{i d}, b_{i d+1}, \cdots, b_{i d+m-1}\right]$, it is directly obtained by a $d$-digit left-shifting operation on $\overline{\boldsymbol{B}}^{(i-1)}$ because

$$
\begin{align*}
& {\left[b_{0}^{(i)}, b_{1}^{(i)}, \cdots, b_{m-1}^{(i)}\right]=\left[b_{i d}, b_{i d+1}, \cdots, b_{i d+m-1}\right]} \\
& =\left[b_{(i-1) d+d}, b_{(i-1) d+d+1}, \cdots, b_{(i-1) d+d+m-1}\right]  \tag{21}\\
& =\left[b_{d}^{(i-1)}, b_{d+1}^{(i-1)}, \cdots, b_{m+d-1}^{(i-1)}\right] .
\end{align*}
$$

For the latter part, i.e., $\left[b_{m}^{(i)}, b_{m+1}^{(i)}, \cdots, b_{m+d-1}^{(i)}\right]$ $=\left[b_{i d+m}, b_{i d+m+1}, \cdots, b_{i d+m+d-1}\right]$, it is computed from the coordinates of $\overline{\boldsymbol{B}}^{(i-1)}$ as follows:

$$
\begin{align*}
b_{m+j}^{(i)} & =b_{i d+m+j}=\operatorname{Tr}\left(\gamma \alpha^{i d+m+j} B\right) \\
& =\operatorname{Tr}\left(\gamma\left(\alpha^{n}+1\right) \alpha^{i d+j} B\right) \\
& =\operatorname{Tr}\left(\gamma \alpha^{n+i d+j} B\right)+\operatorname{Tr}\left(\gamma \alpha^{i d+j} B\right)  \tag{22}\\
& =b_{(i-1) d+d+n+j}+b_{(i-1) d+d+j} \\
& =b_{n+d+j}^{(i-1)}+b_{d+j}^{(i-1)}, \quad \text { for } 0 \leq j \leq d-1 .
\end{align*}
$$

When $n$ and $d$ are chosen as smaller than $m / 2$, i.e., $0<n, d \leq\lceil m / 2\rceil$, then $n+2 d-1 \leq m+d-1$.
According to (22), we obtain that
$\left[b_{m}^{(i)}, b_{m+1}^{(i)}, \cdots, b_{m+d-1}^{(i)}\right]$
$=\left[\left(b_{n+d}^{(i-1)}+b_{d}^{(i-1)}\right),\left(b_{n+d+1}^{(i-1)}+b_{d+1}^{(i-1)}\right), \cdots,\left(b_{n+2 d-1}^{(i-1)}+b_{2 d-1}^{(i-1)}\right)\right]$.
That is, the lattermost $d$ coordinates of $\overline{\boldsymbol{B}}^{(i)}$ can be computed simultaneously from the coordinates of
$\overline{\boldsymbol{B}}^{(i-1)}$ with $d$ XOR gates.
In summary, we obtain the following equations of $\overline{\boldsymbol{B}}^{(i)}$ from the above derivation:

$$
\begin{align*}
\overline{\boldsymbol{B}}^{(0)}= & {\left[b_{0}^{(0)}, b_{1}^{(0)}, \cdots, b_{m-1}^{(0)}, b_{m}^{(0)}, b_{m+1}^{(0)}, \cdots, b_{m+d-1}^{(0)}\right] } \\
= & {\left[b_{0}, b_{1}, \cdots, b_{m-1}, b_{m}, b_{m+1}, \cdots, b_{m+d-1}\right] }  \tag{24}\\
= & {\left[b_{0}, b_{1}, \cdots, b_{m-1},\left(b_{n}+b_{0}\right),\left(b_{n+1}+b_{1}\right),\right.} \\
& \left.\cdots,\left(b_{n+d-1}+b_{d-1}\right)\right] .
\end{align*}
$$

The recursive form of $\overline{\boldsymbol{B}}^{(i)}$, for $1 \leq i \leq k-1$, is

$$
\begin{align*}
\overline{\boldsymbol{B}}^{(i)}= & {\left[b_{0}^{(i)}, b_{1}^{(i)}, \cdots, b_{m-1}^{(i)}, b_{m}^{(i)}, b_{m+1}^{(i)}, \cdots, b_{m+d-1}^{(i)}\right] } \\
= & {\left[b_{i d}, b_{i+1}, \cdots, b_{i d+m-1}, b_{i d+m}, b_{i d+m+1}, \cdots, b_{i d+m+d-1}\right] } \\
= & \alpha^{d} \overline{\boldsymbol{B}}^{(i-1)} \\
= & {\left[b_{d}^{(i-1)}, b_{d+1}^{(i-1)}, \cdots, b_{d+m-1}^{(i-1)}, b_{d+m}^{(i-1)}, b_{d+m+1}^{(i-1)}, \cdots, b_{m+2 d-1}^{(i-1)}\right] } \\
= & {\left[b_{d}^{(i-1)}, b_{d+1}^{(i-1)}, \cdots, b_{d+m-1}^{(i-1)},\left(b_{n+d}^{(i-1)}+b_{d}^{(i-1)}\right),\right.} \\
& \left.\quad\left(b_{n+d+1}^{(i-1)}+b_{d+1}^{(i-1)}\right), \cdots,\left(b_{n+2 d-1}^{(i-1)}+b_{2 d-1}^{(i-1)}\right)\right] . \tag{25}
\end{align*}
$$

Based on the above derivation, we propose a scalable dual-basis multiplication algorithm with digit size $d$ as follows:

## Algorithm 2:

Input: $\boldsymbol{A}=\left[a_{0}, a_{1}, \cdots, a_{m-1}\right], \boldsymbol{B}=\left[b_{0}, b_{1}, \cdots, b_{m-1}\right]$
Output: $\boldsymbol{C}=\left[c_{0}, c_{1}, \cdots, c_{m-1}\right]=\boldsymbol{A} \boldsymbol{B}$

1. Initial step:
1.1 Clear each output sub-vector $\boldsymbol{C}_{i}$,
$0 \leq i \leq k-1, k=\lceil m / d\rceil$.
1.2 Build each sub-vectors $\boldsymbol{A}_{i}, 0 \leq i \leq k-1$, from $\boldsymbol{A}$ according to (14).
1.3 Generate $\overline{\boldsymbol{B}}^{(0)}$ from $\boldsymbol{B}$ according to (24).
2. Multiplication step:
2.1 For $i=0$ to $k-1$ do
2.2 Generate Hankel vectors $\overline{\boldsymbol{B}}_{i}, \overline{\boldsymbol{B}}_{i+1}, \cdots, \overline{\boldsymbol{B}}_{i+k-1}$ from $\overline{\boldsymbol{B}}^{(i)}$ according to (16) and (19).
2.3 For $j=0$ to $k-1$ do
$2.4 \quad \boldsymbol{C}_{i}=\boldsymbol{C}_{i}+\overline{\boldsymbol{B}}_{i+j} \otimes \boldsymbol{A}_{j}$
2.5 Endfor
2.6 Generate $\overline{\boldsymbol{B}}^{(i+1)}=\alpha^{d} \overline{\boldsymbol{B}}^{(i)}$ according to (25).
2.7 Endfor
3. Return $\boldsymbol{C}=\left[\boldsymbol{C}_{0}, \boldsymbol{C}_{1}, \cdots, \boldsymbol{C}_{k-1}\right]$.

The PB element $\boldsymbol{A}$ is divided into $k$ sub-vectors
$\boldsymbol{A}_{i}$, and the DB element $\boldsymbol{B}$ is transformed into the vector $\overline{\boldsymbol{B}}^{(0)}$ to generate the $k$ Hankel vectors $\overline{\boldsymbol{B}}_{0}, \overline{\boldsymbol{B}}_{1}, \cdots, \overline{\boldsymbol{B}}_{k-1}$. After totally $k$ rounds of computation are performed, the complete product output vector $\boldsymbol{C}$ is obtained. In each round, the required $k$ Hankel vectors $\overline{\boldsymbol{B}}_{i}, \overline{\boldsymbol{B}}_{i+1}, \cdots, \overline{\boldsymbol{B}}_{i+k-1}$ are generated from the vector $\overline{\boldsymbol{B}}^{(i)}$ which is transformed recursively from $\overline{\boldsymbol{B}}^{(i-1)}$ (step 2.6). Then, with $k$ times of Hankel multiplication are iteratively performed and summed up together (step 2.4), the sub-vector $\boldsymbol{C}_{i}$ is obtained.

## C. Architecture

To derive the proposed scalable architecture, we need more equations. Let us define the following sub-vectors of $d$-bit length:

$$
\begin{align*}
& \overline{\boldsymbol{B}}_{j}^{(i)}=\left[b_{j d}^{(i)}, b_{j d+1}^{(i)}, \cdots, b_{(j+1) d-1}^{(i)}\right]  \tag{26}\\
& \quad \text { for } 0 \leq i \leq k-1,0 \leq j \leq k
\end{align*}
$$

Then, the vector $\overline{\boldsymbol{B}}^{(i)}$ in each round can be expressed as the composition of $\overline{\boldsymbol{B}}_{j}^{(i)}$ :

$$
\begin{equation*}
\overline{\boldsymbol{B}}^{(i)}=\left[\overline{\boldsymbol{B}}_{0}^{(i)}, \overline{\boldsymbol{B}}_{1}^{(i)}, \overline{\boldsymbol{B}}_{2}^{(i)} \cdots, \overline{\boldsymbol{B}}_{k-1}^{(i)}, \overline{\boldsymbol{B}}_{k}^{(i)}\right], \tag{27}
\end{equation*}
$$

and the subsequently generated Hankel vectors $\overline{\boldsymbol{B}}_{i+j}$ expressed as
$\overline{\boldsymbol{B}}_{i+j}=\left[\overline{\boldsymbol{B}}_{j}^{(i)}, \overline{\boldsymbol{B}}_{j+1}^{(i)} \backslash b_{(j+2) d-1}^{(i)}\right]$, for $0 \leq j \leq k-1$,
where $\quad \overline{\boldsymbol{B}}_{j+1}^{(i)} \backslash b_{(j+2) d-1}^{(i)}$ denotes removing the lattermost bit $b_{(j+2) d-1}^{(i)}$ from $\overline{\boldsymbol{B}}_{j+1}^{(i)}$. Besides, according to the recursive equation in (25), we get

$$
\begin{equation*}
\overline{\boldsymbol{B}}_{j}^{(i)}=\overline{\boldsymbol{B}}_{j+1}^{(i-1)}, \text { for } 0 \leq j \leq k, \tag{29}
\end{equation*}
$$

and $\overline{\boldsymbol{B}}_{k}^{(i)}=\left[b_{m}^{(i)}, b_{m+1}^{(i)}, \cdots, b_{m+d-1}^{(i)}\right]$ can be calculated from $\overline{\boldsymbol{B}}_{1}^{(i-1)}, \overline{\boldsymbol{B}}_{2}^{(i-1)}, \cdots, \overline{\boldsymbol{B}}_{k}^{(i-1)}$ with $d$ XOR gates.

Based on Algorithm 2 and the above equations, the proposed scalable architecture for dual-basis multiplication over $\operatorname{GF}\left(2^{m}\right)$ is illustrated in Figure 1. This architecture is majorly composed of one $d \times d$ Hankel multiplier, three registers for $\boldsymbol{A}, \boldsymbol{B}$ and $\boldsymbol{C}$ respectively, one summation circuit $(\oplus)$ for $\boldsymbol{C}$ and one recursion circuit ( $\alpha^{d}$ block) for $\boldsymbol{B}$. The $d \times d$ Hankel multiplier (shown in Figure 2) is
applied to perform the Hankel matrix-vector multiplication, $\overline{\boldsymbol{B}}_{i+j} \otimes \boldsymbol{A}_{j}$, and is composed of $d^{2}$ U-cell. Each U-ce 11 (shown in Figure 3) consists of one AND gate, one XOR gate and two 1-bit latches. This systolic Hankel multiplier is similar to that one presented in [7]. The register A consists of $k d$-bit latches and performs as a circular-shift register. The register B is composed of $k+1$ banks which are all $d$-bit latches. When the control signal of the MUXs $\operatorname{ctr} 1=0$, the register B works as a circular-shift register, and when $\operatorname{ctr} 1=1$, it performs the recursive transformation operation $\overline{\boldsymbol{B}}^{(i)}=\alpha^{d} \overline{\boldsymbol{B}}^{(i-1)}$ in (25). The $\alpha^{d}$ block here is composed of $d$ XOR gates and performs the generation of the lattermost $d$ coordinates of $\overline{\boldsymbol{B}}^{(i)}$ from $\overline{\boldsymbol{B}}^{(i-1)}$. The register C is a $d$-bit latch and is responsible for accumulating and outputting the sub-vector $\boldsymbol{C}_{i}$ in each computation round. When the control signal of the $\mathrm{SW} \operatorname{ctr} 2=0$, the register C accumulates the outputs of the Hankel multiplier, and when $\operatorname{ctr} 2=1$, the subvector $\boldsymbol{C}_{i}$ is sent out.

Initially, the register C is cleared (step 1.1). The input vector $\boldsymbol{A}$ is divided into $k$ sub-vectors $\boldsymbol{A}_{j}$ and stored into register A (step 1.2). Input vector $\boldsymbol{B}$ is transformed into $\overline{\boldsymbol{B}}^{(0)}$ (step 1.3) which is divided into $k+1$ sub-vectors $\overline{\boldsymbol{B}}_{j}^{(0)}$ (Eq. (26)) and stored into register B. In round 0 , the control signals ctr 1 and $\operatorname{ctr} 2$ are all assigned to the value 0 . Register B performs as a circular-shift register and thus $\quad \overline{\boldsymbol{B}}_{j}=\left[\overline{\boldsymbol{B}}_{j}^{(0)}, \overline{\boldsymbol{B}}_{j+1}^{(0)} \backslash b_{(j+2) d-1}^{(0)}\right]$, and $\boldsymbol{A}_{j}$, $0 \leq j \leq k-1$, are sequentially sent into the Hankel multiplier to perform the product operations $\overline{\boldsymbol{B}}_{j} \otimes \boldsymbol{A}_{j}$. In the meantime, register C accumulates the outputs of the Hankel multiplier and thus performs the summation operation $\boldsymbol{C}_{0}=\boldsymbol{C}_{0}+\overline{\boldsymbol{B}}_{j} \otimes \boldsymbol{A}_{j}$ (step 2.4). The signal ctr2 is changed to the value 1 to make the result $\boldsymbol{C}_{0}$ be outputted when the multiplier outputs the product of $\overline{\boldsymbol{B}}_{k-1} \otimes \boldsymbol{A}_{k-1}$. The signal ctr1 is changed to the value 1 when the data $\overline{\boldsymbol{B}}_{k-1}=\left[\overline{\boldsymbol{B}}_{k-1}^{(0)}, \overline{\boldsymbol{B}}_{k}^{(0)} \backslash b_{m+d-1}^{(0)}\right]$
and $\boldsymbol{A}_{k-1}$ are about to be sent into the multiplier. At that time, the content of register $B$ (from bank ${ }_{0}$ to $\mathrm{bank}_{k}$ ) is $\left[\overline{\boldsymbol{B}}_{k-1}^{(0)}, \overline{\boldsymbol{B}}_{k}^{(0)}, \overline{\boldsymbol{B}}_{0}^{(0)}, \overline{\boldsymbol{B}}_{1}^{(0)}, \cdots, \overline{\boldsymbol{B}}_{k-3}^{(0)}, \overline{\boldsymbol{B}}_{k-2}^{(0)}\right]$. With the effect of the MUXs when $\operatorname{ctr} 1=1$, the contents will, at the next clock cycle, be changed
to $\left[\overline{\boldsymbol{B}}_{1}^{(0)}, \overline{\boldsymbol{B}}_{2}^{(0)}, \overline{\boldsymbol{B}}_{3}^{(0)}, \cdots, \overline{\boldsymbol{B}}_{k}^{(0)}, \overline{\boldsymbol{B}}_{k+1}^{(0)}\right]$ which is exactly equal to $\left[\overline{\boldsymbol{B}}_{0}^{(1)}, \overline{\boldsymbol{B}}_{1}^{(1)}, \overline{\boldsymbol{B}}_{2}^{(1)}, \cdots, \overline{\boldsymbol{B}}_{k-1}^{(1)}, \overline{\boldsymbol{B}}_{k}^{(1)}\right]$ (according to (29)). Note that the content of bank $k$ is changed to $\overline{\boldsymbol{B}}_{k+1}^{(0)}=\overline{\boldsymbol{B}}_{k}^{(1)}$ which is the output of the $\alpha^{d}$ block.


Note: Each bank ${ }_{j}$ is a $d$-bit latch. "\%" denotes the mod operation.
Figure 1. Proposed scalable DB multiplier over $\operatorname{GF}\left(2^{m}\right)$

At the same time, the next computation round (round 1) begins. The signals ctr1 and ctr2 are changed back to 0 and the computation $\boldsymbol{C}_{1}=\boldsymbol{C}_{1}+\overline{\boldsymbol{B}}_{1+j} \otimes \boldsymbol{A}_{j}$ is then performed with same scheme as that in round 0 . The remaining subvectors $\boldsymbol{C}_{i}, 2 \leq i \leq k-1$ are then sequentially computed in the same manner and outputted from the register C in the remaining rounds $i$.


Figure 2. Systolic DB Hankel multiplier used to perform $\overline{\boldsymbol{B}}_{i+j} \otimes \boldsymbol{A}_{j}$


Figure 3. Detailed circuit of a U-cell

## IV. Time and Space Complexity

The proposed scalable DB multiplier contains one $d \times d$ Hankel multiplier (Figure 2) which consists of $d^{2}$ U-cells. Each U-cell (Figure 3) comprises one AND gate, one XOR gate and two 1-bit latches. Thus, $d^{2}$ AND gates are required.

Besides, the summation circuit $(\oplus)$ for $\boldsymbol{C}$ and the $\alpha^{d}$ block all consist of $d$ XOR gates. Thus, $d^{2}+2 d$ XOR gates are required. As for latches, the register A, B and C are composed of $k d$-bit latches, $k+1 d$-bit latches and one $d$-bit latch, respectively. Thus, totally $2 d^{2}+2 k d+2 d$-bit latches are required. Moreover, the multiplier requires $d$ switches for register C and $k d+d$ MUXs for register B.

As for the computation latency, the proposed scalable multiplier requires $k^{2}$ Hankel matrixvector computations to perform a complete $m$-bit multiplication. Each Hankel matrix-vector computation performed with the $d \times d$ Hankel multiplier requires a latency of $2 d-1$ clock cycles. Moreover, in each computation round, the sub-vector $\boldsymbol{C}_{i}$ is outputted after $k$ clock cycles due to the feedback structure of the summation circuit for register C. The lattermost sub-vector $\boldsymbol{C}_{k-1}$ is then outputted after $k$ computation rounds. Hence, the total latency for obtaining the desired complete product vector $\boldsymbol{C}$ is $k^{2}+2 d-2$ clock cycles. Besides, the critical path delay is the time duration required by each U-cell in the $d \times d$ Hankel multiplier that is $T_{A}+T_{X}$ where $T_{A}$ and $T_{X}$ are the time delay of a 2 -input AND gate and a 2 -input XOR gate, respectively. Table 1 summarizes the above space and time complexities of the proposed scalable multiplier and shows the comparisons between our multiplier and other non-scalable multipliers (bit-parallel [7] and digitserial $[12,13])$. The table reveals that the proposed multiplier has lower space complexity $O\left(d^{2}\right)$ as compared to the non-scalable architectures ( $O\left(m^{2}\right)$ for bit-parallel and $O\left(k d^{2}\right)$ for digitserial). It clearly demonstrates the superiority of the proposed scalable multiplier.

Table 1. Comparisons between various multipliers
over GF( $2^{m}$ )

| Multiplier | Kim et al. <br> $[12]$ | Ibrahim et <br> al. [13] | Lee et al. <br> [7] | Proposed <br> (Fig. 1) |
| :--- | :--- | :--- | :--- | :--- |
| Basis | Polynomial | Dual | Dual | Dual |
| Architecture | Digit-serial | Digit-serial | Bit- <br> parallel | Scalable |


| Space complexity |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| \#2-input AND | $k\left(2 d^{2}+d\right)$ | $2 k d^{2}$ | $m^{2}$ | $d^{2}$ |
| \#2-input XOR | $2 k d^{2}$ | $2 k d^{2}$ | $m^{2}$ | $d^{2}+2 d$ |
| \#1-bit latch | $10 k d+k$ | 6kd | $2 m^{2}+m$ | $\begin{aligned} & 2 k d+2 d^{2} \\ & +2 d \end{aligned}$ |
| \# $1 \times 2$ SW | 0 | 0 | $m$ | $d$ |
| \# $2 \times 1 \mathrm{MUX}$ | 2 kd | $d$ | $m$ | $k d+d$ |
| Critical path delay time | $\begin{aligned} & d T_{A}+d T_{X} \\ & +(d-1) T_{M U X} \end{aligned}$ | $\begin{aligned} & T_{A}+2 d T_{X} \\ & +T_{M U X} \end{aligned}$ | $T_{A}+T_{X}$ | $T_{A}+T_{X}$ |
| Latency (unit = cycle) | 3 k | $2 k$ | $2 m$ | $\begin{aligned} & k^{2}+2 d \\ & -2 \end{aligned}$ |

$k=\lceil m / d\rceil, d:$ selected digit size

## V. Conclusions

This paper investigates a scalable scheme for dual basis multiplication over $\operatorname{GF}\left(2^{m}\right)$. By utilizing the block Hankel matrix-vector representation, a novel low-complexity scalable and systolic dual basis multiplier for $\operatorname{GF}\left(2^{m}\right)$ generated by irreducible trinomials is derived and proposed. The scalable architecture has the advantage of achieving good trade-off between throughout performance and hardware complexity for implementing cryptographic schemes in a constrained environment such as smart cards and embedded systems by choosing appropriate digit size $d$. Analytical results have confirmed that the proposed scalable architecture has lower space complexity as compared to non-scalable architectures. Furthermore, due to the features of regularity, modularity and concurrency, the proposed scalable architecture is well suited to VLSI implementations.

## REFERENCE

[1] D.E.R. Denning, Cryptography and Data Security, Addison-Wesley Longman Publishing Co., Inc., 1983.
[2] M.Y. Rhee, Cryptography and Secure Communications, McGraw-Hill, Singapore, 1994.
[3] A.J. Menezes, P.C.V. Oorschot, and S.A. Vanstone, Handbook of Applied Cryptography, CRC Press, 1996.
[4] I.S. Hsu, T.K. Truong, L.J. Deutsch, and I.S. Reed, "A comparison of VLSI architecture of finite field multipliers using dual, normal, or standard bases," IEEE Transactions on Computers, vol.37, no.6, pp.735-739, 1988.
[5] S.T.J. Fenn, M. Benaissa, and D. Taylor, "GF $\left(2^{m}\right)$ multiplication and division over the dual basis," IEEE Transactions on Computers, vol.45, no.3, pp.319-327, 1996.
[6] C.W. Wu and M.K. Chang, "Bit-level systolic arrays for finite-field multiplications," The Journal of VLSI Signal Processing, vol.10, no.1, pp.85-92, Jun. 1995.
[7] C.Y. Lee, J.S. Horng, and I.C. Jou, "LowComplexity Bit-Parallel Multiplier over GF $\left(2^{m}\right)$ Using Dual Basis Representation," Journal of Computer Science and Technology, vol.21, no.6, pp.887-892, Nov. 2006.
[8] C.Y. Lee and C.W. Chiou, "Efficient Design of Low-Complexity Bit-Parallel Systolic Hankel Multipliers to Implement Multiplication in Normal and Dual Bases of $\operatorname{GF}\left(2^{m}\right)$," IEICE Trans Fundamentals, vol.E88-A, no.11, pp.3169-3179, Nov. 2005.
[9] A. Reyhani-Masoleh and M.A. Hasan, "Low complexity bit-parallel architectures for polynomial basis multiplication over GF $\left(2^{m}\right)$," IEEE Transactions on Computers, vol.53, no.8, pp.945-959, 2004.
[10] C.Y. Lee, "Low complexity bit-parallel systolic multiplier over $\mathrm{GF}\left(2^{m}\right)$ using irreducible trinomials," IEE Proceedings Computers and Digital Techniques, vol.150, no.1, pp.39-42, 2003.
[11] C. Paar, P. Fleischmann, and P. SoriaRodriguez, "Fast arithmetic for public-key algorithms in Galois fields with composite exponents," IEEE Transactions on Computers, vol.48, no.10, pp.1025-1034, 1999.
[12] C.H. Kim, C.P. Hong, and S. Kwon, "A digit-serial multiplier for finite field $\operatorname{GF}\left(2^{m}\right)$," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.13, no.4, pp.476-483, 2005.
[13] M.K. Ibrahim and A. Aggoun, "Dual basis digit serial GF ( $2^{m}$ ) multiplier," International Journal of Electronics, vol.89, no.7, pp.517523, 2002.
[14] J.H. Guo and C.L. Wang, "Digit-serial systolic multiplier for finite fields $\operatorname{GF}\left(2^{m}\right)$," IEE Proceedings Computers and Digital Techniques, vol.145, no.2, pp.143-148, 1998.
[15] A.F. Tenca and C.K. Koc, "A scalable architecture for modular multiplication based on Montgomery's algorithm," IEEE Transactions on Computers, vol.52, no.9, pp.1215-1221, 2003.
[16] C.Y. Lee, C.W. Chiou, J.M. Lin, and C.C. Chang, "Scalable and systolic Montgomery multiplier over $\operatorname{GF}\left(2^{m}\right)$ generated by trinomials," IET Circuits, Devices \& Systems, vol.1, no.6, pp.477-484, 2007.
[17] M. Morii, M. Kasahara, and D.L. Whiting, "Efficient bit-serial multiplication and the discrete-time Wiener-Hopf equation over finite fields," IEEE Transactions on Information Theory, vol.35, no.6, pp.11771183, 1989.
[18] National Institute for Standards and Technology, Digital signature standard, FIPS Publication 186-2, 2000.

