完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Yung, C.-Z. | |
dc.contributor.author | Wang, S.-J. | |
dc.date.accessioned | 2009-08-23T04:40:17Z | |
dc.date.accessioned | 2020-05-25T06:25:21Z | - |
dc.date.available | 2009-08-23T04:40:17Z | |
dc.date.available | 2020-05-25T06:25:21Z | - |
dc.date.issued | 2006-10-18T08:21:18Z | |
dc.date.submitted | 1998-12-17 | |
dc.identifier.uri | http://dspace.lib.fcu.edu.tw/handle/2377/1904 | - |
dc.description.abstract | As the digital design moves to higher levels of abstraction, high-level test synthesis methodologies attract many research interests. Many conditional statements in behavioral desriptions tend to produce testability problems in synthesized circuits, so it would be better if they are taken care of in the early stage of the design cycle. In this paper we present a HLTS methodology based on BIST. The presented methods transform conditional case statements in the original design to a functionally equivalent description that eliminates testability problems exist in the original design. Experimental results are provided to show the effectiveness of these methods. | |
dc.description.sponsorship | 成功大學,台南市 | |
dc.format.extent | 7p. | |
dc.format.extent | 957647 bytes | |
dc.format.mimetype | application/pdf | |
dc.language.iso | zh_TW | |
dc.relation.ispartofseries | 1998 ICS會議 | |
dc.subject.other | Computer Architecture | |
dc.title | Behavioral Synthesis-For-Testability for Conditional Statements with Multiple Branches | |
分類: | 1998年 ICS 國際計算機會議 |
文件中的檔案:
檔案 | 描述 | 大小 | 格式 | |
---|---|---|---|---|
ce07ics001998000121.pdf | 935.2 kB | Adobe PDF | 檢視/開啟 |
在 DSpace 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。