Design and Implementation of a NoC Supporting Priority-Based Communications for Many-Core SoCs

Abstract

As technology scaling enables the integration of billions of transistors on a chip, economies of scale are prompting the move toward parallel chip architectures with application-specific systems-on-a-chip (SoC) leveraging multiple cores on a single chip for better performance at manageable design costs. The demand for communicating capability of many-core SoC will definitely increase because the traffic flow between cores, memory, and cache will be massive and complicated. As these parallel chip architectures scale in size, on-chip networks (NoC) have become the main communication architecture, replacing dedicated interconnections and shared buses. These NoCs have been adopted to mitigate wire delay in specific domains such as Nonuniform Cache Architectures (NUCA). The paper presents a NoC design which provides priority-based communications coordinating with wormhole-switching as well as XY routing algorithm. In the proposed NoC, the important packets will be transmitted first with the higher priority to save the waiting time. The experimental results show the proposed prioritybased NoC can increase the transmission efficiency in NUCA for many-core SoCs.