Generation of Multiple Primary Input Blocking Patterns for Power Minimization during Scan Testing

Abstract

In this paper we propose a new approach to generate multiple input control patterns for applying to the primary inputs during shift cycle such that the switching activity occurred in the combinational part of the circuit under test can be suppressed as much as possible. Experiments performed on the ISCAS 89 benchmark circuits show that the proposed approach can always produce better results than the existing approaches.