題名: Robust Reference Clock Generator Design for DDR Synchronous Devices
作者: Wang, Chua-Chin
Tseng, Yih-Long
Chen, Chi-Wen
關鍵字: synchronous devices
DDR
double data rate
clock generation
phase shift
delay cancellation
期刊名/會議名稱: 2001 NCS會議
摘要: The rapidly improved performance of latest CPUs introduces higher clock rates for peripheral devices. Moreover, DDR(double data rate)has been one of the most important methods to increase the throughput of a system, e.g., SDRAM. The edges of the reference clock, thus, become deadly important to these high-speed and high-clock applications. In this paper, we present a pulse generator circuit to generate pulses corresponding to the rise edge and fall edge of a given clock, respectively, without any phase shift and delay. These pulse trains can be used to synchronize the peripherals. The noise rejection is also proved when the given clock is coupled with a 10\% noise. The proposed circuit can be applied to other clock rates beyond 133 MHz as long as the sizes of the delay elements are properly tuned.
日期: 2006-10-18T10:56:21Z
分類:2001年 NCS 全國計算機會議

文件中的檔案:
檔案 描述 大小格式 
ce07ncs002001000053.pdf280.16 kBAdobe PDF檢視/開啟


在 DSpace 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。